
# Introduction to Assembly: RISC-V Instruction Set Architecture

# Great Idea #1: Abstraction Levels of Representation/Interpretation



# Assembly Language

Computer Science 61C Spring 2022 McMahon and Wea

- Basic job of a CPU (Central Processing Unit, aka Core)
  - Execute instructions one after another in sequence
  - Each instruction does a small amount of work (a tiny part of a larger program)
- Different CPUs implement different sets of instructions
- The set of instructions that a particular CPU implements is called its <u>Instruction Set Architecture (ISA)</u>
  - Examples: ARM, Intel x86, MIPS, RISC-V, IBM/Motorola PowerPC (old Mac)



3

# RISC (Reduced Instruction Set Computer)

- A single instruction can only perform one operation
- Keep the instruction set small and simple, makes it easier to build fast hardware
- Philosophy developed by Cocke IBM, Patterson, Hennessy, 1980s



#### RISC-V

Computer Science 61C Spring 2022

- Open source, license-free ISA
- 32-bit, 64-bit, and 128-bit variants
- RISC-I/II projects were in the 1980s
- RISC-V started Summer 2010 to support open research and teaching at Berkeley
- Many commercial and open source research projects based on RISC-V
- Read more
  - https://riscv.org/about/history/
  - https://riscv.org/technical/specifications/risc-v-genealogy/



# Why do we teach RISC-V?

Computer Science 61C Spring 2022 McMahon and Weaver

- Simple
  - Don't need to get bogged down by the details
- If you learn RISC-V, you'll have the basic background to learn any other assembly language




# Registers

Computer Science 61C Spring 2022

- Unlike high-level languages like C or Java, assembly languages do not use variables
- Instead, they use registers
- Small storage units that are located in the processor
- Operations are performed on registers
- Registers are extremely fast due their location and size
  - Unlike the memory which is located outside of the processor



# Registers are Inside the Processor



# Registers

Computer Science 61C Spring 2022

- 32 registers in RISC-V
  - Smaller is faster, but too small is bad (Goldilocks principle)
- In this class, the registers are 32-bits wide because we teach the 32-bit variant
- Word = 32 bits
- Register File = the general purpose registers inside of the processor



# Registers

Computer Science 61C Spring 2022

- Registers are numbered from 0 to 31
  - Referred to as x0 x31
  - We cannot choose the names of the registers
- x0 is a special register because it always holds the value 0
- Unlike variables in C, registers do not have a type
  - The same register can be used to represent ints, chars, etc



# Speed of Registers vs Memory

Computer Science 61C Spring 2022

- Given that
  - Registers: 32 words (128 Bytes)
  - Memory (DRAM): Billions of bytes (2 GB to 16 GB on laptop)
- and physics dictates...
  - Smaller is faster
- Registers are about 50-500 times faster than memory!
  - in terms of *latency* of one access



# Comments in Assembly

Computer Science 61C Spring 2022

McMahon and Weave

TAs will not be able to help you if you don't have comments :(


add 
$$x1$$
,  $x2$ ,  $x3$  #  $x1 = x2 + x3$ 



#### Addition

Computer Science 61C Spring 2022


McMahon and Weaver





#### Subtraction

Computer Science 61C Spring 2022 McMahon and Weaver





# Addition and Subtraction Example

Computer Science 61C Spring 2022 McMahon ar

How can I execute the following C statement in assembly?

$$a = b + c + d - e;$$
  
x10 x11 x12 x13 x14

```
add x10, x11, x12 # temp = b + c
add x10, x10, x13 # temp = temp + d
sub x10, x10, x14 # a = temp - e
```



# Addition and Subtraction Example

Computer Science 61C Spring 2022 McMahon and V

How can I execute the following C statement in assembly?

$$f = (g + h) - (i + j);$$
  
x10 x11 x12 x13 x14

```
add x5,x11,x12 # a_temp = g + h
add x6,x13,x14 # b_temp = i + j
sub x10,x5,x6 # f=(g+h)-(i+j)
```



# Register x0

Computer Science 61C Spring 2022 McMahon and Weave

 Very useful: always holds zero and can never be changed (does not require initialization)

Ex: Moving a value from one register to another:



#### **Immediates**

Computer Science 61C Spring 2022

McMahon and Weave

- Immediates are used to provide numerical constants
- Constants appear often in code, so there are special instructions for them:
- Ex: Add Immediate:



#### **Immediates**

Computer Science 61C Spring 2022 McMahon and Weave


- There is no subtract immediate in RISC-V because we can perform any subtract immediate operation with an add immediate operation
- RISC-V limits the operations it supports to the bare minimum
  - If there is an operation that can be decomposed into a simpler operation, its not included



#### **Immediates**

Computer Science 61C Spring 2022 McMahon and Weav

- Addi immediates are limited to 12 bits (we'll see why later)
- When you perform an operation with an immediate, it is sign extended to 32-bits





# Sign Extension creates the same value

Computer Science 61C Spring 2022


McMahon and Weaver

Flip Bits 0b000 0000 00010

Add 1 0b0000 0000 0011

Flip Bits 0b0000 0000 0000 0000 0000 000 00010

# Memory



Computer Science 61C Spring 2022


McMahon and Weaver

- 1 byte = 8 bits
- 1 word = 32 bits (In a 32-bit architecture)

We need a way to specify which bits in the memory we want to

access

	Word 3	
	Word 2	
	Word 1	
	Word 0	
Bit 31		Bit 0





Computer Science 61C Spring 2022

McMahon and Weaver



How many bits would we need if we wanted to address this memory by words?

$$log_2(4) = 2$$



Computer Science 61C Spring 2022

McMahon and Weaver

15	14	13	12
11	10	9	8
7	6	5	4
3	2	1	0
31 24	23 16	15 8	7 0

How many bits would we need if we wanted to address this memory by bytes?

$$log_2(16) = 4$$



Computer Science 61C Spring 2022 McMahon and Weave



How many bits would we need if we wanted to address this memory by bits?

$$log_2(128) = 7$$



Computer Science 61C Spring 2022 McMahon and Wear

- Data is typically smaller than or equal to 32 bits, but is rarely smaller than 8 bits (e.g. char type)
- Applying the goldilocks principle again: memory is addressed in terms of bytes
- Can access specific bits using bitwise operators
  - &, |, >>, <<



# **Accessing Arrays**


Computer Science 61C Spring 2022

McMahon and Wear

 If I have a pointer to an array (ptr) and I want to access the 3rd element of the array, there are two ways that I can do this

```
• ptr[3]
```

- When writing C, you should always use the first method
- It's important to understand the 2nd method to perform array accesses in RISC-V






#### Pointer Arithmetic

Computer Science 61C Spring 2022

McMahon and Weave

- C will automatically do the pointer arithmetic for you
  - If ptr is a pointer to an int array, then when you do ptr + 3, it knows to multiply 3 by sizeof(int) to get the correct address
- In RISC-V, you have to manually do the pointer arithmetic






29

# Loading Data from Memory into Processor Registers Load word (lw)

Computer Science 61C Spring 2022

McMahon and Weave

Register x15 contains the pointer to an int array stored in memory. How do I store the value located at index 3 into register x10?




# Storing Data from Processor Registers into Memory Store word (sw)

Computer Science 61C Spring 2022

McMahon and Weave

Register x15 contains the pointer to an int array stored in memory. How do I store the value located in register x10 to the 3rd index of the array?




# Load and Store Example

Computer Science 61C Spring 2022 McMahon and Weav

Register x15 contains the pointer to an int array stored in memory. How do I increment the value stored in the 3rd index of the array by 1?

```
lw x10, 12(x15)
addi x10, x10, 1
sw x10, 12(x15)
```



# Pause

Computer Science 61C Spring 2022 McMahon and Weaver




# Loading and Storing Bytes

Computer Science 61C Spring 2022

McMahon and Weaver

You can also transfer data at a byte granularity






(offset is still in bytes)

# **Loading Bytes**

Computer Science 61C Spring 2022 McMahon and Weaver

 When you load a byte from memory, it is placed into the lowest byte of the destination register and sign extended







# **Loading Bytes**

Computer Science 61C Spring 2022 McMahon and Weaver

If you don't want the number to be sign extended, you can use the instruction lbu instead which will zero extend to fill the register

x10:

| The state of the state



# Storing bytes

Computer Science 61C Spring 2022 McMahon and Weav

- When you store a byte, only the lower 8 bits of the register is copied to memory, so there is no sign-extension
- This means that we don't need a store byte unsigned (sbu) instruction



# Loading vs Storing Sign Extension

Computer Science 61C Spring 2022 McMahon and Wear


- Loads are sign extended because the destination is 32 bits while the data being stored is 8 bits
- Stores are not sign extended because the location where we are putting the data is the same size as the data we want to store (8 bits)



### Recall: Immediates

Computer Science 61C Spring 2022 McMahon

- Immediates are limited to 12 bits (we'll see why later)
- When you perform an operation with an immediate, it is sign extended to 32-bits





# Sign Extension Example

Computer Science 61C Spring 2022

McMahon and Weave

# What value is stored in x12 after the following code runs?

vviidt valde 13 Story	red in X12 arter the following bode rans:		
addi x11,x0,0x3F5	addi x11,x0,0x3F5	addi x11,x0,0x8F5	
sw x11,0(x5)	sw x11,0(x5)	sw x11,0(x5)	

lb 
$$x12,1(x5)$$
 lb  $x12,0(x5)$ 

$$x11 = 0x000003F5$$
  $x11 = 0x000003F5$ 

Byte 
$$0 = 0xF5$$
 Byte  $0 = 0xF5$ 

$$x12 = 0x00000003$$
  $x12 = 0xFFFFFF5$ 

0x85F gets sign extended

 $1b \times 12, 1 \times 5$ 

x11 = 0xFFFFF8F5

Byte 
$$0 = 0xF5$$

Byte 
$$1 = 0xF8$$

$$x12 = 0xFFFFFFF8$$



# RISC-V Logical Instructions

Computer Science 61C Spring 2022 McMahon and Weaver

	С	Java	
Logical operations	operators	operators	RISC-V instructions
Bitwise AND	&	&	and
Bitwise OR			or
Bitwise XOR	^	^	xor
Shift left logical	<<	<<	sll
Shift right	>>	>>	srl/sra



# Shifting

Computer Science 61C Spring 2022

- Shift by the contents of a register
   sll x10, x11, x12 # x10 = x11 << x12</li>
- Shift by a constant value
   slli x10, x11, 2 # x10 = x11 << 2</li>



# Left Shifting

Computer Science 61C Spring 2022 McMahon and Weav

When you shift to the left, the bits on the left "fall off" and you insert zeros at the end

```
addi x11, x0, 6 x11 = 0b\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0110 x11, x11, 2 x11,
```

- Left shifting by n is equivalent to multiplying by 2<sup>n</sup>
- To shift to the left, we use the shift left logical (sll) instruction
- Shift left arithmetic would perform the same operation, but we don't support it since it would be redundant



# Right Shifting

Computer Science 61C Spring 2022

- Logical right shift
  - The bits on the right "fall off" and zeros are inserted on the left
  - Probably don't want to use this with negative numbers
- Arithmetic right shift
  - The bits on the right "fall off" and the left bits are sign extended



# Right Shifting

Computer Science 61C Spring 2022		McMahon and Weaver
If x10 contains 40 srli x11,x10,3	x10 =0b 0000 0000 0000 0000 0000 0000 0010 1000 x11 = 0b 0000 0000 0000 0000 0000 0000 0101	. •
If x10 contains 41 srai x11,x10,3	x10 = 0b 0000 0000 0000 0000 0000 0000 00	
If x10 contains -32 srai x12,x10,4	x10 = 0b 1111 1111 1111 1111 1111 1111 11	
If x10 contains -25 srai x12,x10,4	x10 = 0b 1111 1111 1111 1111 1111 1111 11	



# Right Shifting

Computer Science 61C Spring 2022

McMahon and Weav

- Right shifting positive numbers and even numbers is equivalent to dividing by 2<sup>n</sup> with the fractional part of the result being truncated
- Right shifting negative odd numbers is equivalent to dividing by 2<sup>n</sup> and rounding the result towards negative infinity
  - This is not the behavior that we want
  - C arithmetic semantics is that division should round towards 0




### Recall: Store word (sw)

Computer Science 61C Spring 2022

McMahon and Weave

Register x15 contains the pointer to an int array stored in memory. How do I store the value located in register x10 to the 3rd index of the array?



47

## Shifting to Compute Address

Computer Science 61C Spring 2022

 What if the index that we want to reach is stored in a register? (we don't know the value until run time)

- We can shift to the left to calculate the index
- Ex: Register x15 contains the pointer to an int array stored in memory.
   How do I store the value located in register x10 to the index that is stored in x11 of the array? sizeof(int) = 4

```
slli x12, x11, 2 # compute offset (x12 = x11 * 4) add x12, x12, x15 # compute address (x12 = arr + offset) sw x10, 0(x12)
```



### **Decision Making Instructions**

Computer Science 61C Spring 2022

McMahon and Weave

- How do we construct if-statements in RISC-V?
  - Branch instructions
- Branch instructions change the control flow of the program
  - Instead of executing instructions sequentially, you execute them in a different order (in other words, you branch to a new location)
- Types of branch instructions
  - Conditional branch
    - Only branch if some condition is met
  - Unconditional branch
    - Always branch



### Labels

Computer Science 61C Spring 2022 McMahon and Weav

Labels are used to give control flow instructions places to go

- When you are writing code, you don't know the memory address of the location you want to go to
- You can place a label in the assembly at the place that you want to branch to and then specify that label in your code



Computer Science 61C Spring 2022

Branch if equal

- beq reg1, reg2, L1
- If reg1 == reg2, jump to code at the location of label L1, otherwise continue executing the code in sequence

$$x10 = a$$
  
if (a != b)  
 $e = c + d$ ;  
 $x11 = b$   
 $x12 = c$   
 $x13 = d$   
 $x14 = e$   
beq x10,x11,Exit  
add x14,x13,x12

51

Computer Science 61C Spring 2022

Branch if not equal

- bne reg1, reg2, L1
- If reg1 != reg2, jump to code at the location of label L1, otherwise continue executing the code in sequence

$$x10 = a$$
  
if (a == b)  
 $e = c + d$ ;  
 $x11 = b$   
 $x12 = c$   
 $x13 = d$   
 $x14 = e$   
bne  $x10, x11, Exit$   
add  $x14, x13, x12$ 



Computer Science 61C Spring 2022

- Branch on less than
  - blt reg1, reg2, L1
  - If reg1 < reg2, jump to code at the location of label L1, otherwise continue executing the code in sequence

$$x10 = a$$
  
if  $(a >= b)$   
 $e = c + d$ ;  
 $x11 = b$   
 $x12 = c$   
 $x13 = d$   
 $x14 = e$   
 $x10 = a$   
 $add x10, x11, Exit$   
 $add x14, x13, x12$ 

Computer Science 61C Spring 2022

- Branch on greater than or equal
  - bge reg1, reg2, L1
  - If reg1 >= reg2, jump to code at the location of label L1, otherwise continue executing the code in sequence

$$x10 = a$$
  
if (a < b)  
 $e = c + d$ ;  
 $x11 = b$   
 $x12 = c$   
 $x13 = d$   
 $x14 = e$   
bge  $x10, x11, Exit$   
add  $x14, x13, x12$   
Exit:

Computer Science 61C Spring 2022

- blt and bge perform signed comparisons of the numbers
- To perform unsigned comparisons, use bltu and bgeu
- RISC-V doesn't have "branch if greater than" or "branch if less than or equal". Instead you can reverse the arguments:
  - A > B is equivalent to B < A</li>
  - A <= B is equivalent to B >= A



### Aside: Pseudo Instructions

Computer Science 61C Spring 2022 McMahon and W

- Instructions that are available for the programmer's use but are not implemented in the ISA
- These instructions are translated by the assembler to real RISC-V instructions
- Example
  - RISC-V doesn't define bgt to avoid redundancy; however there is a bgt pseudo instruction
  - bgt x2 x3 foo -> blt x3 x2 foo



Computer Science 61C Spring 2022

- Jump
  - j label
  - Always jump to the code located at label



### **If-Else Statement**

Computer Science 61C Spring 2022

if 
$$(a == b)$$
  $x10 = a$  bne  $x10, x11, else$   
 $e = c + d;$   $x11 = b$  add  $x14, x12, x13$   
else  $x12 = c$  j done  
 $e = c - d;$   $x13 = d$  else: sub  $x14, x12, x13$   
 $x14 = e$  done:



### Loop Example

Computer Science 61C Spring 2022 McMahon and Weaver

```
int A[20];
int sum = 0;
for (int i=0; i < 20; i++)
    sum += A[i];

add x10,
    add x11,
    addi x13

Loop: bge x11,
    lw x12,0
    add x10,
    addi x9.</pre>
```

Assume x8 holds the address of the array

```
add x9, x8, x0  # x9=&A[0]
      add x10, x0, x0 # sum=0
      add x11, x0, x0 # i=0
      addi x13, x0, 20 \# x13=20
Loop: bge x11,x13,Done
      lw x12,0(x9)
                   # x12=A[i]
      add x10, x10, x12 \# sum += A[i]
      addi x9, x9, 4 # x9=&A[i+1]
      addi x11,x11,1 # i++
      j Loop
```

Done:



### More Instructions!

Computer Science 61C Spring 2022

- See the 61C RISC-V Reference Card
  - https://cs61c.org/sp22/pdfs/resources/reference-card.pdf

