
Computer Science 61C McMahon & Weaver

Parallelism 1





Agenda

Computer Science 61C

- 61C the big picture
- Parallel processing
- Single instruction, multiple data
- SIMD matrix multiplication
- Loop unrolling
- Memory access strategy blocking
- And in Conclusion, ...



61C Topics so far ...

- What we learned:
 - Binary numbers
 - C
 - Pointers
 - Assembly language
 - Processor micro-architecture
 - Pipelining
 - Caches
 - Floating point
- What does this buy us?
 - Promise: execution speed
- Let's check!
 Berkeley EECS

Reference Problem

Computer Science 61C

Dense matrix multiplication

- Basic operation in many engineering, data, and imaging processing tasks
 - Ex:, Image filtering, noise reduction, ...
- Core operation in Neural Nets and Deep Learning
 - Image classification
 - Robot Cars
 - Machine translation
 - Fingerprint verification
 - Automatic game playing

dgemm


- double-precision floating-point general matrix-multiply
- Standard well-studied and widely used routine
- Part of Linpack/Lapack
 Berkeley EECS



2D-Matrices


Computer Science 61C

- Square matrix of dimension NxN
 - i indexes through rows
 - j indexes through columns





Matrix Multiplication





2D Matrix Memory Layout

Computer Science 61C


McMahon & Weaver

- a[][] in C uses row-major
- Fortran uses column-major
- Our examples use column-major

aij

a ₀₀	a ₀₁	a 02	a 03
a ₁₀	a ₁₁	a ₁₂	a ₁₃
a ₂₀	a ₂₁	a ₂₂	a 23
a ₃₀	a 31	a 32	a 33

Row-Major



Column-Major

a ₃₁	
a ₂₁	
a ₁₁	
a ₀₁	
a ₃₀	
a ₂₀	
a ₁₀	
a ₀₀	

$$a_{ij}: a[i*N + j]$$

$$a_{ij}: a[i + j*N]$$



Simplifying Assumptions...

Computer Science 61C

- We want to keep the examples (somewhat) manageable...
- We will keep the matrixes square
 - So both matrixes are the same size with the same number of rows and columns
- We will keep the matrixes reasonably aligned
 - So size % a reasonable power of 2 == 0
- We are doing dense matrix multiplication
 - A related problem is "sparse" matrix multiplication, where most of the entries are



dgemm Reference Code: Python

```
def dgemm(N, a, b, c):
    for i in range(N):
        for j in range(N):
            c[i+j*N] = 0
            for k in range(N):
            c[i+j*N] += a[i+k*N] * b[k+j*N]
```

N	Python [Mflops]
32	5.4
160	5.5
480	5.4
960	5.3

- 1 MFLOP = 1 Million floatingpoint operations per second (fadd, fmul)
- dgemm(N ...) takes 2*N³ flops



C

Computer Science 61C

```
• c = a * b
• a, b, c are N x N matrices
    void dgemm scalar(int N, double *a, double *b, double *c){
      int i,j,k; double cij;
      for (i = 0; i < N; ++i) {
        for (j = 0; j < N; ++j) {
          cij = 0
          for (k = 0; k < N; ++k) {
             cij += a[i+k*N] * b[k+j*N];
          c[i+j*N] = cij;
```

Timing Program Execution

Berkeley EECS

```
Computer Science 61C
     #include <stdio.h>
     #include <stdlib.h>
     #include <time.h>
     int main(void) {
          // start time
          // Note: clock() measures execution time, not real time
                   big difference in shared computer environments
                   and with heavy system load
          clock_t start = clock();
          // task to time goes here:
          // dgemm(N, ...);
         // "stop" the timer
          clock_t end = clock();
          // compute execution time in seconds
          double delta_time = (double)(end-start)/CLOCKS_PER_SEC;
```

C versus Python

Computer Science 61C	McMahon & Weaver

N	C [GFLOPS]	Python [GFLOPS]
32	1.30	0.0054
160	1.30	0.0055
480	1.32	0.0054
960	0.91	0.0053



Which other class gives you this kind of power? We could stop here ... but why? Let's do better!



Agenda

Computer Science 61C

- 61C the big picture
- Parallel processing
- Single instruction, multiple data
- SIMD matrix multiplication
- Amdahl's law
- Loop unrolling
- Memory access strategy blocking
- And in Conclusion, ...



Why Parallel Processing?

Computer Science 61C

CPU Clock Rates are no longer increasing

- Technical & economic challenges
 - Advanced cooling technology too expensive or impractical for most applications
 - Energy costs are prohibitive
- Parallel processing is only path to higher speed
 - Compare airlines:
 - Maximum air-speed limited by economics
 - Use more and larger airplanes to increase throughput
 - (And smaller seats ...)



Using Parallelism for Performance


- Two basic approaches to parallelism:
 - Multiprogramming
 - run multiple independent programs in parallel
 - "Easy"
 - Parallel computing
 - run one program faster
 - "Hard"
- We'll focus on parallel computing in the next few lectures



Single-Instruction/Single-Data Stream (SISD)

Computer Science 61C

- Sequential computer that exploits no parallelism in either the instruction or data streams. Examples of SISD architecture are traditional uniprocessor machines
 - E.g. Our RISC-V processor
 - We consider superscalar as SISD because the *programming model* is sequential




This is what we did up to now in 61C



Single-Instruction/Multiple-Data Stream (SIMD or "sim-dee")

Computer Science 61C McMahon & Weaver


 SIMD computer processes multiple data streams using a single instruction stream, e.g., Intel SIMD instruction extensions or NVIDIA Graphics Processing Unit (GPU)





Multiple-Instruction/Multiple-Data Streams (MIMD or "mim-dee")

Computer Science 61C McMahon & Weaver




- Multiple autonomous processors simultaneously executing different instructions on different data.
 - MIMD architectures include multicore and Warehouse-Scale Computers

Topic of Lecture 22 and beyond.



Multiple-Instruction/Single-Data Stream (MISD)

Computer Science 61C McMahon & Weaver



- Multiple-Instruction, Single-Data stream computer that processes multiple instruction streams with a single data stream.
 - Historical significance

This has few applications. Not covered in 61C.




Flynn* Taxonomy, 1966

		Data Streams		
		Single	Multiple	
Instruction Streams	Single	SISD: Intel Pentium 4	SIMD: SSE instructions of x86	
	Multiple	MISD: No examples today	MIMD: Intel Xeon e5345 (Clovertown)	

- SIMD and MIMD are currently the most common parallelism in architectures – usually both in same system!
- Most common parallel processing programming style: Single Program Multiple Data ("SPMD")
 - Single program that runs on all processors of a MIMD
 - Cross-processor execution coordination using synchronization primitives

*Prof. Michael Flynn, Stanford




Agenda

Computer Science 61C

- 61C the big picture
- Parallel processing
- Single instruction, multiple data
- SIMD matrix multiplication
- Amdahl's law
- Loop unrolling
- Memory access strategy blocking
- And in Conclusion, ...




SIMD – "Single Instruction Multiple Data"





SIMD (Vector) Mode





SIMD Applications & Implementations

Computer Science 61C McMahon & Weaver


Applications

- Scientific computing
 - Matlab, NumPy
- Graphics and video processing
 - Photoshop, ...
- Big Data
 - Deep learning
- Gaming
- Implementations
 - x86
 - ARM
 - RISC-V vector extensions
 - Video cards




First SIMD Extensions: MIT Lincoln Labs TX-2, 1957

STRUCTURE




12 X86 SIMD: Continuous Evolution

MMX 1997









Note on AVX-512...

Computer Science 61C

- 512 bit vectors may be more efficient
 - Twice as much operations per instruction
 - But also requires 2x the resources over 256b
- Really heavy vector code is now done on the GPU
 - Thousands of simultaneous operations
- Intel is now disabling it on some of the newer designs
 - The big/little "Alder Lake":
 The little cores don't support AVX-512
 The big ones do... but have it disabled
- For us, the Hive is only AVX-2 anyway
 - So no big loss



Laptop CPU Specs

Computer Science 61C

McMahon & Weaver

```
$ sysctl -a | grep cpu
```

hw.physicalcpu: 4

hw.logicalcpu: 8

machdep.cpu.brand_string: Intel(R) Core(TM) i5-1038NG7 CPU @ 2.00GHz


machdep.cpu.features: FPU VME DE PSE TSC MSR PAE MCE CX8 APIC SEP MTRR PGE MCA CMOV PAT PSE36 CLFSH DS ACPI MMX FXSR SSE SSE2 SS HTT TM PBE SSE3 PCLMULQDQ DTES64 MON DSCPL VMX EST TM2 SSSE3 FMA CX16 TPR PDCM SSE4.1 SSE4.2 x2APIC MOVBE POPCNT AES PCID XSAVE OSXSAVE SEGLIM64 TSCTMR AVX1.0 RDRAND F16C

machdep.cpu.leaf7 features: RDWRFSGS TSC THREAD OFFSET SGX BMI1 AVX2 FDPEO SMEP BMI2 ERMS INVPCID FPU CSDS AVX512F AVX512DQ RDSEED ADX SMAP AVX512IFMA CLFSOPT IPT AVX512CD SHA AVX512BW AVX512VL AVX512VBMI UMIP PKU GFNI VAES VPCLMULQDQ AVX512VNNI AVX512BITALG AVX512VPOPCNTDQ RDPID SGXLC FSREPMOV MDCLEAR IBRS STIBP L1DF ACAPMSR SSBD

machdep.cpu.extfeatures: SYSCALL XD 1GBPAGE EM64T LAHF LZCNT PREFETCHW RDTSCP TSCI




AVX SIMD Registers: 16 registers, Greater Bit Extensions Overlap Smaller Versions





Intel SIMD Data Types



(AVX-512 available (but not on Hive so you can't use on Proj 4):

16x float and 8x double)...

But latest: Intel has decided to basically give up on AVX-512 going forward! Alder Lake's "efficient" cores don't include it so it is turned off!

Berkeley EECS

ELECTRICAL ENGINEERING & COMPUTER SCIENCES

Doggo Break!





Agenda

Computer Science 61C

- 61C the big picture
- Parallel processing
- Single instruction, multiple data
- SIMD matrix multiplication
- Loop unrolling
- Memory access strategy blocking
- And in Conclusion, ...



Problem

Computer Science 61C

- Today's compilers can generate SIMD code
- But in some cases, better results by hand (assembly)
- We will study x86 (not using RISC-V as no vector hardware widely available yet)
 - Over 1000 instructions to learn ...
 - Or to google, either one...
- Can we use the compiler to generate all non-SIMD instructions?



x86 SIMD "Intrinsics"



Technologies

- - □ SSE
- ☐ SSE2
- ☐ SSE3
- ☐ SSSE3
- ☐ SSE4.1
- ☐ SSE4.2
- AVX
- □ AVX2
- ☐ FMA
- □ AVX-512
- ☐ KNC
- SVML
- Other

Categories

- Application-Targeted
- Arithmetic
- Bit Manipulation
- Cast
- Compare
- Convert
- Cryptography
- Elementary Math
- **Functions**
- ☐ General Support

The Intel Intrinsics Guide is an interactive reference tool for Intel intrinsic instructions, which are C style functions that provide access to many Intel instructions - including Intel® SSE, AVX, AVX-512, and more - without the need to write assembly code.

mul_pd



vmulpd

35

Synopsis

```
__m256d _mm256_mul_pd (__m256d a, __m256d b)
#include <immintrin.h>
Instruction: vmulpd ymm, ymm, ymm assembly instruction
CPUID Flags: AVX
```

Description

Multiply packed double-precision (64-bit) floating-point elements in a and b, and store the results in dst.

Operation

4 parallel multiplies

Performance

Architecture	Latency	Throughput (CPI)	instructions per clock cycle (CPI = 0.5)	
Icelake	4	0.5		
Skylake	4	0.5	avalac latanov (data hazard tima	
Broadwell	3	0.5	cycles latency (data hazard time)	
Haswell	5	0.5		

x86 Intrinsics AVX Data Types

Computer Science 61C McMahon & Weaver

Intrinsics: Direct access to assembly from C

Type	Meaning
m256	256-bit as eight single-precision floating-point values, representing a YMM register or memory location
m256d	256-bit as four double-precision floating-point values, representing a YMM register or memory location
m256i	256-bit as integers, (bytes, words, etc.)
m128	128-bit single precision floating-point (32 bits each)
m128d	128-bit double precision floating-point (64 bits each)





Intrinsics AVX Code Nomenclature

Marking	Meaning
[s/d]	Single- or double-precision floating point
[i/u]nnn	Signed or unsigned integer of bit size nnn, where nnn is 128, 64, 32, 16, or 8
[ps/pd/sd]	Packed single, packed double, or scalar double
epi32	Extended packed 32-bit signed integer
si256	Scalar 256-bit integer



Raw Double-Precision Throughput






https://www.karlrupp.net/2013/06/cpu-gpu-and-mic-hardware-characteristics-over-time/

Actual performance is lower because of overhead



Computer Science 61C

Vectorized Matrix Multiplication



"Vectorized" dgemm

Berkeley EECS

```
Computer Science 61C
 void dgemm avx(int N, double *a, double *b, double *c){
    int i,j,k; m256d c0;
    for(i = 0; i < N; i += 4) {
      for(j = 0; j < N; ++j) {
        c0 = \{0,0,0,0\}
        for (k = 0; k < N; ++k) {
           c0 = mm256 add pd(
                  c0,
                    mm256 mull pd(
                        mm256 load pd(a+i+k*N),
                        mm256 broadcast sd(b+k+j*N)));
        mm256 store pd(c+i+j*N, c0);
```

Performance

	Gflops		
	scalar	avx	
32	1.30	4.56	
160	1.30	5.47	
480	1.32	5.27	
960	0.91	3.64	

- 4x faster
- But still << theoretical 25 GFLOPS!



Agenda

Computer Science 61C

- 61C the big picture
- Parallel processing
- Single instruction, multiple data
- SIMD matrix multiplication
- Loop unrolling
- Memory access strategy blocking
- And in Conclusion, ...



Loop Unrolling

Computer Science 61C

Berkeley EECS

McMahon & Weaver

 On high performance processors, optimizing compilers performs "loop unrolling" operation to expose more parallelism and improve performance:

```
for(i=0; i<N; i++)
x[i] = x[i] + s;
```

Could become:

```
for(i=0; i<N; i+=4) {
    x[i] = x[i] + s;
    x[i+1] = x[i+1] + s;
    x[i+2] = x[i+2] + s;
    x[i+3] = x[i+3] + s;
}</pre>
```

- 1. Expose data-level parallelism for vector (SIMD) instructions or super-scalar multiple instruction issue
- 2. Mix pipeline with unrelated operations to help with reduce hazards
- 3. Reduce loop "overhead"
- 4. Makes code size larger

Amdahl's Law* applied to dgemm

- Measured dgemm performance
 - Peak5.5 GFLOPS
 - Large matrices 3.6 GFLOPS
 - Processor
 24.8 GFLOPS
- Why are we not getting (close to) 25 GFLOPS?
 - Something else (not floating-point ALU) is limiting performance!
 - But what? Possible culprits:
 - Cache
 - Hazards
 - Let's look at both!



"Vectorized" dgemm: Pipeline Hazards

Computer Science 61C void dgemm avx(int N, double *a, double *b, double *c){ int i,j,k; m256d c0; for (i = 0; i < N; i += 4) { for (j = 0; j < N; ++j) $c0 = \{0,0,0,0\}$ for(k = 0; k < N; ++k)c0 = mm256 add pd(c0, mm256 mull pd(mm256 load pd(a+i+k*N), mm256 broadcast sd(b+k+j*N))); mm256 store pd(c+i+j*N, c0);"add_pd" depends on result of "mult_pd" which depends on "load_pd"

Loop Unrolling

```
// Loop unrolling; P&H p. 352
com const int UNROLL = 4;
  void dgemm_unroll(int n, double *A, double *B, double *C) {
       for (int i=0; i<n; i+= UNR0LL*4) {
           for (int j=0; j<n; j++) {
    __m256d c[4]; 4 registers
               for (int x=0; x<UNR0LL; x++)
                   c[x] = _mm256_load_pd(C+i+x*4+j*n);
               for (int k=0; k<n; k++) {
                    _{m256d} b = _{mm256}broadcast_{sd(B+k+j*n)};
                   for (int x=0; x<UNR0LL; x++) Compiler does the unrolling
                        c[x] = _mm256_add_pd(c[x],
                               _mm256_mul_pd(_mm256_load_pd(A+n*k+x*4+i), b));
               for (int x=0; x<UNROLL; x++)
                   _{mm256\_store\_pd(C+i+x*4+j*n, c[x]);}
                 How do you verify that the generated code is actually unrolled?
```



Performance

		Gflops	
	scalar	avx	unroll
32	1.30	4.56	12.95
160	1.30	5.47	19.70
480	1.32	5.27	14.50
960	0.91	3.64	6.91



Agenda

Computer Science 61C

- 61C the big picture
- Parallel processing
- Single instruction, multiple data
- SIMD matrix multiplication
- Amdahl's law
- Loop unrolling
- Memory access strategy blocking
- And in Conclusion, ...



FPU versus Memory Access

Computer Science 610

- How many floating-point operations does matrix multiply take?
 - F = 2 x N³ (N³ multiplies, N³ adds) in the straightforward case
- How many memory load/stores?
 - $M = 3 \times N^2$ (for A, B, C)
- Many more floating-point operations than memory accesses
 - q = F/M = 2/3 * N
 - Good, since arithmetic is faster than memory access
 - Let's check the code ...




But memory is accessed repeatedly

Computer Science 61C McMahon & Wea

• q = F/M = 1.6! (1.25 loads and 2 floating-point operations)

Inner loop:





- Where are the operands (A, B, C) stored?
- What happens as N increases?
- Idea: arrange that most accesses are to fast cache!



Blocking


Computer Science 61C McMahon & Weaver

• Idea:

- Rearrange code to use values loaded in cache many times
- Only "few" accesses to slow main memory (DRAM) per floating point operation
 - -> throughput limited by FP hardware and cache, not slow DRAM
- P&H, RISC-V edition p. 465



Blocking Matrix Multiply (divide and conquer: sub-matrix multiplication)



Memory Access Blocking

```
Computer Science 61C
            // Cache blocking; P&H p. 556
            const int BLOCKSIZE = 32;
            void do_block(int n, int si, int sj, int sk, double *A, double *B, double *C) {
                for (int i=si; i<si+BLOCKSIZE; i+=UNROLL*4)</pre>
                     for (int j=sj; j<sj+BLOCKSIZE; j++) {</pre>
                           m256d c[4];
                         for (int x=0; x<UNROLL; x++)
                             c[x] = _mm256_load_pd(C+i+x*4+j*n);
                         for (int k=sk; k<sk+BL0CKSIZE; k++) {</pre>
                              _{m256d} b = _{mm256}broadcast_{sd(B+k+j*n)};
                             for (int x=0; x<UNROLL; x++)
                                  c[x] = _mm256_add_pd(c[x],
                                         _{mm256}_{mulpd(mm256}_{load}_{pd(A+n*k+x*4+i), b));
                         for (int x=0; x<UNROLL; x++)
                             _{mm256\_store\_pd(C+i+x*4+j*n, c[x]);}
            void dgemm_block(int n, double* A, double* B, double* C) {
                for(int sj=0; sj<n; sj+=BL0CKSIZE)</pre>
                     for(int si=0; si<n; si+=BLOCKSIZE)</pre>
                         for (int sk=0; sk<n; sk += BLOCKSIZE)</pre>
                             do_block(n, si, sj, sk, A, B, C);
```

Performance

Computer Science 61C	McMahon & Weave

N	Gflops				
	scalar	avx	unroll	blocking	
32	1.30	4.56	12.95	13.80	
160	1.30	5.47	19.70	21.79	
480	1.32	5.27	14.50	20.17	
960	0.91	3.64	6.91	15.82	



And in Conclusion, ...

- Approaches to Parallelism
 - SISD, SIMD, MIMD (next lecture)
- SIMD
 - One instruction operates on multiple operands simultaneously
- Example: matrix multiplication
 - Floating point heavy -> exploit Moore's law to make fast

